

FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4






FIGURE 5



Mux decode requires extra space

One vertical wire (blockage) per i/o circuit

FIGURE 6



Mux decode fits in whitespace

One vertical wire (blockage) per i/o circuit

FIGURE 7





FIGURE 8



Mux decode fits in whites_{pace}

One vertical wire (blockage) per pair of i/o circuits (1/2 the vertical blockages)